Abstract-This paper describes a novel system for recovering power and providing full-duplex communication over an ACcoupled 4-wire lead between active implantable devices. The target application requires a single Chest Device be connected to a Brain Implant consisting of multiple identical optrodes that record neural activity and provide closed loop optical stimulation. The interface is integrated within each optrode SoC allowing full-duplex and fully-differential communication based on Manchester encoding. The system features a head-to-chest uplink data rate (1.6 Mbps) that is higher than that of the chestto-head downlink (100 kbps) superimposed on a power carrier. On-chip power management provides an unregulated 5 V DC supply with up to 2.5 mA output current for stimulation, and a regulated 3.3 V with 60 dB PSRR for recording and logic circuits. The circuit has been implemented in a 0.35 μm CMOS technology, occupying 1.4 mm 2 silicon area, and requiring a 62.2 μA average current consumption.
I. INTRODUCTION Neural Prostheses and Brain Machine Interfaces (BMIs)
have experienced significant progress in the last two decades [1] . This is in part due to advances in microtechnology, now allowing integrated implantable medical devices (IMDs) to be ultra compact and require ultra low power [2] . Even so, in order to realize a viable implantable device, the energy source remains a challenge; either requiring a large capacity battery, or wireless power transmission. Furthermore, such devices require reliable means for wireless data transfer for calibration and real-time control purposes and/or communicating sensor/actuator/stimulation data.
There has been much work focusing on wireless power and data telemetry [3] , however it remains a challenge how to improve efficiency (such that thermal dissipation to be within safe limits) for large-scale brain stimulation applications. Alternatively, a conventional wired link can provide a reliable transmission channel, also avoiding challenges with local heating. However, tunnelling wires subcutaneously poses different challenges, where any electric fields accelerate corrosion leading to leakage currents and eventual failure [4] - [6] .
This work proposes a new protocol for wired power and data transmission and develops an integrated circuit for interfacing to a 4-wire lead connecting between the chest and brain implants. The system concept is shown in Fig. 1 . The chest implant contains the energy source (rechargeable battery) and processor, thus powering and controlling the brain implant. The brain implant records the neural activity, communicates this via the uplink to the chest unit, this then processes the data, and sends optical stimulation commands back via the downlink to the brain implant. In order to reduce the risk of corrosion to lead-insulation due to the static electric fields, and eliminate any potentially hazardous DC leakage in case of failure, the implants are connected through an AC-coupled multi-wire lead with DCblocking capacitors placed in series with the lead. Since existing medically-approved leads are typically unshielded [7] , a fully-differential power and data transmission scheme is designed to remove the effect of common-mode noise and interferences on the lead. Furthermore, to minimise the number of wires and save energy (i.e. chest implant batterylife), the power transmission and downlink (i.e. chest-to-head) are combined on a single pair of wires. The second pair of wires is used for the uplink (i.e. head-to-chest). Within the brain implant these 4-wires are connected in parallel to multiple identical optrode devices. The system presented herein is monolithically integrated within the optrode to interface between the shared 4-wire lead and the optrode core [8] . This interface receives from the downlink (i.e. recovers/provides a stable DC power supply, generates an upscaled clock and decodes control data), and sends to the uplink (encoding the recorded data). The chest implant requires a complementary 4-wire interface to drive the downlink (encoding control data with power carrier) and receive/decode the uplink data. This paper is organised as follows: Section II introduces the system architecture; Sections III and IV describe the power management and communication subsystems; Section V presents simulation results and Section VI concludes. order to avoid having sequences of ones (or zeroes) as this would pose a challenge in the receiver hardware after the ACcoupled transmission channel. The top level architecture of the 4-wire interface is shown in Fig. 2 , divided into three main blocks: (i) Power management; (ii) Downlink; and (ii) Uplink.
II. 4-WIRE INTERFACE SYSTEM ARCHITECTURE
Key design parameters here are the frequency and amplitude of the voltage waveforms on each wire. These are determined as follows: first, to ensure minimal energy loss in the wires, both frequency and amplitude are minimised. Then, since the power and downlink data are combined, the power transmission frequency is chosen based on the downlink datarate requirement, which is 100 kbps. For the uplink however, since a higher datarate is required (≈1.6 Mbps), a higher frequency clock is needed. This is generated using a Phase-Locked Loop (PLL) that is driven by (and synchronised to) the recovered downlink clock. The sections that follow describe the circuit implementation of both the power recovery, and data communication subsystems.
III. POWER MANAGEMENT
This consists of a full-wave voltage rectifier generating the required 5 V DC-supply for driving the LEDs (within optrode) that can operate from an unregulated supply. A voltage regulator generates the 3.3 V regulated supply for powering the optrode core circuits. This is gated by a power-on-reset (POR) circuit (adapted from the AMS C35B4 A CELLS library) such that the regulator output is disconnected from the load during startup, and in the event of large voltage drops. A duplicate of the reference generator and voltage regulator (not shown for simplicity) generates a second 3.3 V supply voltage that is used sensitive analogue circuits such as the recording front-end.
A. Full-wave Voltage Rectifier
The system uses square waveforms for power transmission. Key advantages here (over sinusoidal) are: (i) this makes it possible to use an on-chip smoothing capacitor to suppress the output ripple; (ii) this is easier to generate, thus reducing complexity of the chest unit interface.
The implemented circuit uses a passive rectifier. This is preferable because: (i) An active rectifier would require extremely fast (thus power hungry) comparators to recover the square wave; (ii) the risk of potential instability here on the fast transitions of the square wave. The passive rectifier circuit is based on the topology used in [9] , consisting of a diodeconnected PMOS pair and cross-coupled NMOS pair. The rectifier output is smoothed using a 2.1 nF on-chip capacitor that is formed by stacking MIM and MOS capacitors.
B. Voltage Regulator
This is designed to provide a stable 3.3 V DC voltage from the unregulated 5 V supply provided by the rectifier. The circuit schematic is shown in Fig. 3 . This is based on a telescopic amplifier driving a pass-transistor that provides the negative feedback, using Miller compensation to eliminate the forward zero by connecting the Miller capacitor to the cascode device. A second compensation capacitor (CC 2 ) is used to improve the symmetry within the telescopic amplifier, thus improving the Power Supply Rejection Ratio (PSRR).
The voltage reference used has been adopted from [10] 
IV. FULL-DUPLEX COMMUNICATION
The amplitude of the voltage waveform that is generated at the chest unit to drive the head unit (through the connecting lead) is dynamically determined by the load (i.e. head unit) requirements. Since it is the 5 V unregulated supply that dominates the power consumption of the optrode, V chest is calculated in the following way:
where V drop,rect is the voltage drop across the rectifier (simulated 0.7 -1.1 V), N is the number of optrodes, R wire is the lead conductor resistance (for example, 220 Ωm −1 for an implantable, medically-approved lead [7] ), I op,nrm is the current consumption of each optrode when not stimulating (about 0.2 mA), and I op,stim is the peak stimulation (LED bias) current (1.5 -2 mA depending on stimulation intensity); The stimulation phase is such that only one LED (on one optrode) is on at any given time, though the stimulating optrode may change during the stimulation time.
In the chest unit, the downlink communication is combined with power transmission as follows: (i) downlink (command) data is Manchester encoded using a 100 kHz clock; (ii) the encoded data amplitude is scaled to V chest ; (iii) the amplified waveform is AC-coupled onto W 1; and (iv) inverted and AC-coupled onto W 2. The uplink communication similarly uses a fully-differential 2-wire (W 3 and W 4) channel, that is shared among multiple optrodes. The channel access time is determined by using a unique identifier (ID) that is defined on each optrode using a one-time programmable (OTP) fuse.
A. Downlink System
This consists of two key blocks for recovering the data and clock from W 1 and W 2: (i) Clock and Data Recovery (CDR) converts the signal for 5 V differential, to 3.3 V single-ended, and recovers the data and downlink clock (clk1@100 kHz); (ii) a PLL generates a higher frequency clock (clk2@1.6 MHz) from clk1 to drive the uplink as well as optrode core. 
1) Clock and Data Recovery (CDR):
The CDR circuits are shown in Fig. 3 . The differential voltages at W 1 and W 2 are fed into a non-hysteretic comparator consisting of two NAND and one AND gates. An inverter (with thick oxide transistors) powered from the 3.3 V supply then shifts the signal level from 5 V to 3.3 V. An edge detector, consisting of two edgetriggered DFF and delay cell detects both the rising and falling edges of the signal. The DFFs reset is driven by a delayed version of the pulses generated on either DFFs. Therefore, a delay of T d within T Dl /2 and T Dl (the period of the downlink clock) is needed to recover the clock correctly.
A thyristor-based delay circuit generates a delay of T d shown in Fig. 3 . To ensure that T d remains within T Dl /2 and T Dl the resistor and transistors within the delay circuit are carefully sized and smoothing capacitor added to reduce any switching feedthrough. Robust data and clock recovery has been confirmed through corner simulations across a 10% supply variation, 30 -80
• C temperature range, and through typical, fast and slow corners.
To align the recovered data to W 1, a one-off alignmentcorrection method is embedded within the CDR through a DFF driven by an active-high signal S align . S align is activated after start-up by the Finite State Machine (FSM) for a total time of at least T Dl . The following delay cell (DLY) produces a non-critical delay of 2 ns with digital gates to ensure correct transition time with respect to other DFFs.
2) Phase-Locked Loop (PLL):
This is shown in Fig. 4 , consisting of a phase and frequency detector, charge pump, voltage-controlled oscillator (VCO) and a low-pass filter. The charge pump is adopted from [11] , supplying a nominal current of 1 μA to the low-pass filter. The VCO is implemented using a five-stage current-starved ring oscillator.
A lock-detector is embedded within the PLL, through DFF 7 , DFF 8 and two delay cells, to acknowledge lock of phase in the PLL. The lock signal is used to reset the optrode core circuits together with the POR signal. The lock-detector inserts the lock signal when PLL has reached a periodic steady-state condition. This is when activity period of the charge-pump is smaller than the delay created by the delay-cells (i.e. 300 ns).
B. Uplink System
The Manchester encoding is implemented by an XOR gate which combines the uplink data, UL data with uplink clock UL clk . UL clk is decided by the FSM and can be as high as 1.6 MHz as generated by the PLL. A tristate buffer is used to drive the encoded data to the channel when FSM asserts an EN . To reduce the power consumption of the uplink, the tristate buffer supply voltage is reduced to V uplink . The minimum V uplink is estimated from simulations to be 2 V in order for the differential voltage received at Chest implant to settle within the fastest uplink clock frequency. Therefore, a buffer amplifier is designed to generate V uplink from the existing reference voltage described in Section III-B.
C. Heat dissipation consideration
The maximum rise in the temperature of the lead conductor, ΔT cnd , in every second during stimulation is (assuming the tissue temperature remains constant):
Where α ins , A ins , and d ins are the thermal conductivity, area and the thickness of the lead insulator. m cnd and C cnd are the mass and thermal capacity of the conductors. The maximum temperature rise in the tissue (ΔT tis ) can also be calculated assuming all the power loss on the wire is transferred to a thin layer (e.g. 1mm) of tissue that surrounds the lead. Replacing the parameters with their values for a 0.5 m biocompatible lead from [7] , and assuming the number of optrodes (N) is eight, ΔT cnd and ΔT tis are 2 and 0.8 mK, respectively. The maximum number of optrodes is determined from Eq. 2 and 3 to be 16 for a ΔT cnd of 0.5K during a 2-minute stimulation.
V. SIMULATION RESULTS
The 4-wire interface has been implemented in AMS 0.35 μm 2P4M CMOS technology, and validated though full transistorlevel simulation using Cadence IC 6.1.6 using foundrysupplied BSIM3v3 models. The total area and average current consumption are 1.4 mm 2 (Layout is shown in Fig. 5 ) and 62.2 μA, respectively. Thick oxide transistors have been used for all circuits that interact with W 1 and W 2. Key circuit specifications that have been determined through simulation are summarised in Table I . Simulations indicate that the rectifier can source up to 2.5 mA with peak-to-peak voltage ripple of less than 0.5 V when transient time of the input square-wave is within 5% of its period. The entire 4-wire interface has been simulated by driving W1 and W2 with an ideal square-wave voltage source. Results to the transient analysis are shown in Fig. 5 . It can be observed that the maximum voltage-ripple on the regulated 3.3 V driving the CDR and PLL (and a 30 pF capacitor modelling the parasitics of the optrode core circuits) is 180 mV. The PLL locks within 1.2 ms of system start-up and the output of the PLL (i.e. 1.6 MHz) is used directly to drive the uplink system to transmit a 32-bit data package through W3/W4. The received uplink waveform at the other end of the 0.5 m lead, and at 20 pF input capacitance of the chest unit, settles within 90% of the voltage within 300 ns. The eye diagram of the received uplink waveform is shown in Fig. 5 where an ideal source is used to generate the UL data pattern.
VI. CONCLUSION
This paper has presented a fully-integrated 4-wire interface for transmitting power and full-duplex communication in intrabody implantable devices. The target application is an implantable neural prosthesis with single chest unit wired (using link presented herein) to a head unit consisting of multiple optrode devices connected in parallel. On-chip power management recovers a smooth unregulated 5 V and regulated 3.3 V DC supplies for powering the optrode core circuits with current output of up to 2.5 mA. Full-duplex communication between the chest unit and multiple optrodes is achieved providing a datarate of 100 kbps for downlink and 1.6 Mbps for uplink. The system additionally generates a higher frequency clock (1.6 MHz) for driving the optrode cores. A robust CDR circuit ensures reliable communication between the implants. Table II compares the proposed system with state-of-the-art systems for wired communication. 
